Abstract
This paper discusses applications of atomic layer deposition (ALD) for both understanding and control of various challenges in metal/high-k gate stacks for advanced CMOS. Though ALD is generally used for high-k film deposition, this work focuses on understanding and controlling both anomalous VTH behaviors observed in high-k gate stacks and EOT scalability down to 0.5 nm.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
