Abstract

A circuit level model for failures causing shorts in the oxide of the gate electrode (GOS) is presented. Experimental results show that the influence of the width of a short between gate and channel in a MOS device is low in comparison with the location in the length direction. The model takes advantage of this result. A unidimensional (length) model for GOS faults is proposed. The experimental results have been obtained by measuring devices with faults where the failures have been introduced by design. The model reduces the complexity of electrical simulations (in comparison with previous unidimensional models) when parametric deviations on an assumed GOS-faulty circuit are analyzed. Results verifying the adequacy of the models and comparison with other research data are presented, considering the effect of the failure on the input and output characteristics of the devices. >

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.