Abstract
An analog implementation of the fixed delay tree search algorithm for magnetic recording detection is presented. The circuit is designed using a 1.2 /spl mu/m BICMOS process with NPN devices with an f/sub t/ of 12 GHz, and provides a reference for the feasibility of an analog implementation. Composite simulation results of all the system blocks suggest operating speeds in excess of 100 MSamples/s with a total power consumption of less than 1 W.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
