Abstract

A new broadband low-noise amplifier (LNA) is proposed in this paper. The LNA utilizes a composite NMOS/PMOS cross-coupled transistor pair to increase the amplification while reducing the noise figure. The introduced approach provides partial cancellation of noise generated by the input transistors, hence, lowering the overall noise figure. Theory, simulation and measurement results are shown in the paper. An implemented prototype using IBM 90 nm CMOS technology is evaluated using on-wafer probing and packaging. Measurements show a conversion gain of 21 dB across 2-2300 MHz frequency range, an IIP3 of -1.5 dBm at 100 MHz, and minimum and maximum noise figure of 1.4 dB and 1.7 dB from 100 MHz to 2.3 GHz for the on-wafer prototype. The LNA consumes 18 mW from 1.8 V supply and occupies an area of 0.06 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> .

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.