Abstract

This paper presents the design and testing of an electrode driving application specific integrated circuit (ASIC) intended for epidural spinal cord electrical stimulation in rats. The ASIC can deliver up to 1 mA fully programmable monophasic or biphasic stimulus current pulses, to 13 electrodes selected in any possible configuration. It also supports interleaved stimulation. Communication is achieved via only 3 wires. The current source and the control of the stimulation timing were kept off-chip to reduce the heat dissipation close to the spinal cord. The ASIC was designed in a 0.18- μm high voltage CMOS process. Its output voltage compliance can be up to 25 V. It features a small core area (<;0.36 mm(2)) and consumes a maximum of 114 μW during a full stimulation cycle. The layout of the ASIC was developed to be suitable for integration on the epidural electrode array, and two different versions were fabricated and electrically tested. Results from both versions were almost indistinguishable. The performance of the system was verified for different loads and stimulation parameters. Its suitability to drive a passive epidural 12-electrode array in saline has also been demonstrated.

Highlights

  • I N spinal cord injured (SCI) individuals, the neural pathway between the brain and the extremities is damaged, to some extent paralyzing the lower extremities

  • We kept the area occupied by the core of the application specific integrated circuit (ASIC) less than 0.36 mm to be compatible with both versions

  • The total area of each version was adapted to the specific requirements of the integration procedure of the ASIC on the electrode array

Read more

Summary

INTRODUCTION

I N spinal cord injured (SCI) individuals, the neural pathway between the brain and the extremities is damaged, to some extent paralyzing the lower extremities. To keep the power dissipation low in the epidural region, we have chosen to separate the current source from the driving circuitry, keeping the generation of the amplitude of the stimulus current external to this ASIC In this system, the active electrode array is placed epidurally and communicates with a subcutaneous hub via 3 wires.

Area and Power Considerations
Stimulus Waveform Requirements and Interleaved Stimulation
System Layout
ASIC Operation
Energy Storage Block
Data Demodulation Block
Digital Unit
Output Stage and Current Reference Block
30 V PDMOS transistors
SUBCUTANEOUS HUB
EXPERIMENTAL RESULTS
Interleaved Stimulation
Other Results
Testing With Electrode Arrays
Testing With the Subcutaneous Hub
DISCUSSION AND CONCLUSION
Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.