Abstract
In this paper we present a circuit for enhanced parallel port (EPP) interfacing that is of low cost and great versatility for general use for data communication in research laboratories. The communication is bi-directional and its speed is higher than 500 Kbytes s-1. This circuit has an address decoder, which permits individual communication with eight items of equipment of 8 and 16 bits, with an extra status bit. The addressing system also allows insertion of up to 16 such interfacing circuits into the same computer EPP output, each of which can be independently reached.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
