Abstract
RC5 is a widely used symmetric block cipher which has a variable word size, number of rounds, and length of secret key. In this paper, we propose an efficient and reconfigurable hardware architecture for the RC5 block cipher implementation. The design can be reconfigured according to the different application requirements with variable parameters. It is simulated in Verilog HDL and implemented on Xilinx FPGA. Comparison shows that it has high throughput and low hardware complexity
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
