Abstract
An architecture for a high-speed Reed-Solomon decoder developed for digital VCRs is described. A maximum data rate of 16 MB/s and an error correction capability of 4-error- or 8-erasure-correction are realized using four-stage pipelines: a syndrome generator, a polynomial coefficient generator, a polynomial evaluator, and an error corrector. The polynomial coefficients are generated by a superscalar processor on a Galois field, which is controlled by instructions stored in ROM.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
