Abstract
In this paper, we review three different families of delay elements used in CMOS VLSI design: (1) transmission gate based, (2) cascaded inverter based, and (3) voltage-controlled ones. We compare their effectiveness in terms of yield, which is defined as the number of delay elements that have delays within a specified delay range. The delay variations are obtained through HSpice Monte Carlo simulations and are analyzed using analytical delay expressions. The sensitivity of the delay elements to different process and environmental variations can be studied using the simulation results. This will enable designers to select the best delay element for their design and also do a robust design by taking into account the sensitivities of delay elements to different parameters.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
