Abstract
A duty cycle correction circuit (DCC) for high frequency clocks with fine resolution is designed and tested at 1.2 V in 90 nm CMOS process. Spice simulations show that this duty cycle corrector can adjust the output duty cycle to 50 plusmn 0.5% with input clock at 500 MHz and input duty cycle ranging from20% to 80%. DCC will not introduce any delay in the forward path, which makes it suitable for multi-phase clock applications. The proposed implementation uses the high frequency delay line and MUTEX (mutual exclusion element) based circuit for achieving high resolution.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
