Abstract
A genetic algorithm (GA) is a powerful heuristic method of selection based on natural living process. Because of larger size of the scheduling, implementing GA in software was tiresome and highly time complex. GA processor parallelizes the work in order to reduce the processing time and increases the speed, but still the efficiency of the GA is maintained through quality solutions. This work proposes a fast Adaptive Genetic Algorithm Processor (AGAP) for the implementation of Adaptive Noise Cancelation (ANC) filters in VLSI. The AGAP updates the coefficients of the ANC filter nullifying the effect of noise at the output end. The coefficients are optimized at every stage of the algorithm and are adaptively changed in order to meet the constraints of active noise canceller. AGAP processor is modeled using Verilog HDL in Xilinx ISE 14.6 platform. The functional performance of each module and the processor are simulated for their correctness to be synthesized using Spartan 6 XC6SLX45-3CSG324I FPGA.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
