Abstract
The authors describe the design of a systolic array processing element for use in multidimensional DFT (discrete Fourier transform) computation, using a suitable mapping technique, with a bit-serial approach, for implementation in VLSI, in a semicustom CAD (computer-aided design) tool environment. They investigate appropriate algorithms for computation of the DFT as well as VLSI architectures that the DFT algorithms may be mapped onto, and a mapping technique for multidimensional time systems onto VLSI architectures. >
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
