Abstract
While ensuring the desired reliability and yield of a network-on-chip (NoC), one must concern in tackling faults on the interconnects of the NoCs. This paper presents a novel test-solution that addresses the effects of manufacturing faults and evaluates their impact on network performance. We present, for the first time, a test strategy that can handle coexistent permanent faults occurring on interswitch and local channels. The strategy scales up seamlessly to large NoCs regardless of routing algorithms, topology, and channel width. Simulation results show the evaluation of the proposed strategy, and provide deep insights into the underlying mechanism that affects the performance metric in the presence of various faults under realistic traffic scenarios in the network.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
