Abstract
A programmable delay element (DE) circuit based on Resistive Random-Access Memory (RRAM) with delay range from ~100 ps to ~1 ns is proposed. Impacts of RRAM resistance on delay range and power consumption of the circuit are analyzed. An improved circuit structure utilizing RRAMs in parallel is proposed to reduce impact of RRAM variability to DE circuit.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
