Abstract
AbstractThe partial‐response maximum likelihood (PRML) system currently is investigated for practical applications as a modulation/demodulation scheme for digital magnetic recording equipment.This paper proposes a construction of the bit synchronizer by complete digital signal processing. The operational principle is verified by experiment. The proposed bit synchronizer is composed of the decision‐feedback digital PLL and the interpolator. The decision‐feedback digital PLL receives the data‐asynchronous sampled signal sequence as the input, which is the result of sampling by the fixed clock of two samples/bit, and regenerates the clock. The interpolator calculates the signal value at the data point indicated by the phase of the decision‐feedback digital PLL output. The result is given to the Viterbi decoder.By applying the proposed scheme, the PRML demodulator from the equalizer to the Viterbi decoder can be realized as a digital signal processing circuit, which operates synchronously with the single fixed master clock. A PRML demodulator is constructed based on the proposed bit synchronizer, and the operational principle is verified by an experiment using a magnetic disk device. The bit‐error rate less than 10−6 is obtained for the channel bit rate of 10 Mbps.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: Electronics and Communications in Japan (Part II: Electronics)
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
