Abstract
The implementation of integer discrete cosine transform (DCT) of various lengths for use in High Efficiency Video Coding (HEVC) are proposed. Low strength hardware acceleration cores for integration into real-time High Efficiency Video Coding (HEVC) codec for clever phones, tablets, camcorders, and televisions are in exquisite demand. This want motivates one for an green attention of Discrete Cosine Transform (DCT) and Inverse-DCT (IDCT) for HEVC. My Implementation layout with low strength, area, and electricity functions may be protected in a real-time HEVC codec for HEVC-compliant purchaser digital devices. This end result is received via way of means of comparing extraordinary DCT factorizations to decide which one is good to be used in HEVC encoder. In comparison to latest implementations, simulation outcomes display that the proposed answer gives decreased fee losses & decreased complexity.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: international journal of engineering technology and management sciences
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
