Abstract
This paper proposes a novel architecture for the digital error correction logic block that is used in pipeline analog-to-digital converters. The new architecture is implemented with HA and OR_HA blocks instead of HA and FA in the conventional architecture. This architecture for digital error correction logic is simulated in 0.18µm CMOS process by using Cadence. The simulation results show that the proposed architecture improves speed and power consumption. Also this architecture occupies less area than the conventional digital error correction block.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
