Abstract
A reconfigurable mixed-signal spiking neuromorphic architecture is proposed. The chip comprises a total of 256x256 Static Random Access Memory (SRAM) cells, 256x256 Content Addressable Memory (CAM) cells, 2x256 synapses and 256 neurons. The integrate-and-fire (I&F) neuron implements spiking frequency adaptation and adjustable refractory period. In this network, programmable synaptic weight values are stored in the SRAM which is interfaced with current-mode digital to analog converter (DAC). Multi-chip communication is realized by the implementation of the router which is based on Address Event Representation (AER) communication protocol. Simulation results show the correct operation of proposed reconfigurable spiking neuromorphic system.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
