Abstract
A low power 12-bit 10MS/s algorithmic analog-to-digital converter (ADC) utilizing capacitor sharing and capacitor scaling techniques is presented. The techniques greatly reduce the power consumption of a typical algorithmic ADC. Power estimates are derived for the proposed technique, and other low power techniques. Circuit implementation details are presented along with simulated results. The ADC is expected to achieve a signal-to-noise-and-distortion ratio (SNDR) of 66dB while consuming 1mW from a 1.5V supply.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
