Abstract
A description is presented of a new analogue sample-and-hold circuit. For the same hold time the memory volatility is improved by an order of magnitude compared with other sample-and-hold circuits. This circuit will provide hold times of a few minutes duration with an error of less than 1%, when the sampling or acquisition time is less than one millisecond. Another source of error due to the capacitive feedthrough of the sampling switch, common to all other sample-and-hold circuits, can be eliminated using the new circuit.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
