Abstract
Two high-speed A/D converter architectures are described. They make use of the hardware simplicity of cascaded and cyclic converter architecture. They could directly be cascaded to provide high resolution at reasonable component count. To attain enough speed reserve for cascading, the flash converter architecture is used as their core. Its relative hardware simplicity makes if amenable for monolithic integration. A 14-bit design example that could be used for several high speed applications is given.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
