Abstract
This paper describes a reduced-instruction-set computer ( RISC) architecture for PROLOG and gives examples of Warren-machine ( WAM) instructions, built-in functions, and unit clauses written using its instruction set. Two optimizations that allow dereferencing and trailing to be omitted frequently are applied to the RISC code, allowing it to execute 30% faster than unoptimized macro expansions of Warren-machine instructions. Using an instruction cache and a data cache, hand-optimized unit clauses are estimated to run at more than 1,700,000 logical inferences per second ( LIPS), while a mixture of hand-optimized and macro-expanded RISC code should execute in the range of 200,000 to 700,000 LIPS. Hand-optimized RISC code is four times the size of corresponding WAM code; macro-expanded RISC code is seven times large.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
