Abstract
In a digital camcorder system, an A/D converter which converts the analog CCD (charge coupled device) signal into digital codes has an important role in determining the system performance. An A/D converter which has an 8-bit resolution and a 40 MSPS conversion speed is proposed. It has a ping-pong architecture. With 0.8 /spl mu/m double poly and double metal CMOS technology, the experimental prototype of the proposed A/D converter has a /spl plusmn/0.5 LSB integral nonlinearity error (INL) and /spl plusmn/0.5 LSB differential nonlinearity error (DNL).
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
