Abstract
The demand of high-performance, scalable and energy-efficient on-chip interconnection network are growing in many-core processors. However, the limitations of the metallic interconnect make electronic Network-on-Chip inefficient. Photonic on-chip networks with advanced CMOS-compatible photonic devices, brings a bright future. In this paper, we present a hierarchical butterfly-based photonic Network-on-Chip, with hybrid router, its topology, and the communication protocol. The proposed network leverages the electronic and photonic technology to improve on-chip network performance. HBPNoC uses hierarchical architecture for packet switching in intra-cluster networks and circuit switching in the inter-cluster network. A butterfly-based structure, comprised of 2×2 photonic switching elements, is used for inter-cluster communication. The simulation results show that our proposed network has very good performance with low optical loss.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
