Abstract
A fully integrated D-band transceiver front-end with on-chip frequency synthesizer is implemented in 65-nm CMOS. The transceiver front-end adopts the dual-conversion sliding-IF heterodyne architecture to relax the design difficulty of the local oscillation (LO) signal generator. The D-band signal is first down-converted via a 100-GHz LO signal and IQ down-converted via a 50-GHz quadrature LO signal in the receiver (RX). While in the transmitter, the modulated signal is generated at 50 GHz and up-converted via a 100-GHz LO signal. The measured transmitter output power is 2.1 dBm at 150 GHz, with >11 GHz 3-dB bandwidth. The measured results also show the cascaded gain of the RX can be programmed from 57.4 dB to 45.6 dB with 3-dB bandwidth of 9.6 GHz to >20 GHz.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callMore From: IEEE Transactions on Circuits and Systems II: Express Briefs
Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
