Abstract
A FPGA-based architecture to achieve a real time processing of full-search block matching motion estimation algorithm, is described. Although many ASICs for motion estimation have been developed, either the chip complexity is too high or the optimal accuracy was not achieved. Based on the regular parallel design a real-time FPGA chip is designed and it has been implemented using 16- processing elements to meet the real time requirement. The design can achieve clock frequency up to 120 MHz. Its performance has been compared with other architectures reported in the literature and the results are encouraging.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
