Abstract

Recently, various phase locked loop (PLL) methods have been improved for a reliable and robust synchronization under non-ideal grid conditions. One of the PLLs is a hybrid PLL (HPLL) which is an improved structure of the quasi-type-1 PLL (QT1-PLL) method. In this paper, an enhanced HPLL that offers both fast transient response and increased disturbance rejection capability for dominant harmonics is proposed. The proposed PLL includes adaptive all-pass-filters (APFs) in pre-filtering stage to eliminate fundamental frequency negative sequence (FFNS) component. Thus, window-width of the moving average filter (MAF) is reduced by three times compared with the HPLL by means of removing the FFNS component. So, the proposed PLL, which is called fast-hybrid PLL (FH-PLL), considerably ensures a fast transient response. Also, in case of grid faults (for example, type-B, type-C, type-D, and etc.), at the same time frequency change occurs, the FH-PLL completely blocks the FFNS component by means of using adaptive DAPF. In this study, it is experimentally implemented HPLL, QT1-PLL, and the proposed FH-PLL methods. The effectiveness of the FH-PLL is verified owing to experimental results and comparison with the QT1-PLL and HPLL.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.