Abstract

The authors describe an architectural study of a digital signal processor (DSP) well suited for video codec. This DSP consists of specified resources optimized for video signal processing, such as the instruction set, buses, data memories, execution unit, address generators, sequencer, and DMAC. The performance of the DSP is evaluated through several video coding sequences. The architecture of a multiprocessor configuration for video codec, which will allow flexible algorithm and variable picture format, is also examined. >

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.