Abstract

A new bitline sense amplifier (SA) for improving performance in the presence of current compensation is analyzed. The proposed scheme utilizes a new leakage current compensation circuit, resulting in a 42.9% reduction in the delay from bitline discharge to the date been read out. Thus, this is very important for higher performance application, especially under advanced technology process.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.