Abstract
In this paper, we present a configurable IP for the mode decision in intra predictor of H.264 system. The parallel architecture with three computational cores is proposed by using configurable structure to process YUV pixels, where the number of pixel parallelism is 10 in the output. A commonly hardware is used to computed various coding modes by arranging an efficient schedule for YUV Plane modes computing. The configurable circuit is controlled with multiplex to compute mode parameters to reduce the hardware cost. The luminance with 4times4 and 16x16 block mode and chrominance with 8times8 block mode can be finished during 256 cycles for one MB coding. The throughput rate is about 4~5 times compared to the previous works, and the proposed architecture can meet the speed requirement for 1920*1080/50 Hz HDTV encoder.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
