Abstract
Capacitor-current active damping has been widely used in voltage source inverters with <italic xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">LC</i> or <italic xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">LCL</i> filters. However, the time delay poses an adverse impact on the damping performance, causing a negative-resistance behavior, and thus constraints the system stability. To address this issue, this letter proposes a compensation method, which eliminates the adverse impact by removing the time delay out of the capacitor-current loop. Consequently, the damping performance behaves as a constant positive resistance, and thereby the stable region of the damping gain is notably enlarged. Experimental results verify the effectiveness of the proposed method.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
