Abstract

In this paper, the electrostatic performance of junctionless dual material double gate (JLDMDG) silicon on insulator (SOI) is compared with that of JLDMDG silicon on nothing (SON) MOSFET. The 2D device simulation is used for the comparison of major electrostatic figure of merits such as threshold voltage (VTh), subthreshold swing, Drain Induced Barrier Lowering (DIBL) and Ion/Ioff ratio. Further, in this paper the effect of scaling and doping concentration on electrostatic performance of JLDMDG MOSFET has been studied by varying the gate oxide thickness, channel length and channel thickness. The simulation result reveals that the JLDMDG SON MOSFET provides higher immunity to different short channel effects, compared to JLDMDG SOI MOSFET. The degradation in SCEs in JLDMDG SOI is mainly due to the fringing field effect developed from gate to source/drain. The fringing field will further generate electric field into the channel region from source/drain which weaken the gate control.[9] Further, it has also been observed from the simulation results that as the JLDMDG MOSFET is scaled down to sub-nano meter regime, the short channel effects are increased.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.