Abstract
This paper presents an output-capacitor-less LDO regulator that is implemented in a 0.18μm CMOS process. It is based on an improved cascode flipped voltage follower that uses two buffer stages to improve loop stability and load current. The feed forward PSRR improvement technique and the equivalent negative capacitance PSRR improvement technique are proposed to improve the power supply rejection ratio (PSRR) performance up to 24 dB at 10 kHz and 38 dB at 100 kHz, respectively. The quiescent current is 27.7 μA, enabling a maximum load current of 50 mA with a dropout voltage of 200 mV. It also achieves excellent line regulation of 0.675 mV/V and load regulation of 8.2 μV/mA.
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
