Abstract
The design of a control storage system of 90 nsec access time and 200 nsec cycle time with permanently stored microinstructions is described. The storage medium used is the capacitive coupling between two groups of orthogonal conductors forming an information plane and a sense plane. There are 2816 words of 100 bits each, divided over two gates. The selection of an address line in the information plane is achieved through a transistor selection matrix. The output signal is sensed differentially at the mid-point of the sense line, which is matched at both ends. The sense amplifier output plus a strobe pulse set a latch for a portion of the cycle time and this provides the necessary inputs to the central processing unit. The major contributions to noise, such as sneak-path noise and select noise, are discussed and evaluated. The timing of the different pulses necessary to drive the array and the resulting outputs are explained and the marginal effects of time and amplitude variations are considered. Information can be changed off-line by replacing bit planes. Transcription of information in the bit planes is fully automated and can be speedily accomplished.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
