Abstract
A duobinary transceiver for Graphics Double Data rate (GDDR) memory interfaces is implemented in a 28nm CMOS technology. The proposed voltage-mode driver complies with the GDDR impedance specifications without sacrificing the ratio of level mismatch (RLM). The quarter-rate time-interleaved successive approximation duobinary receiver reduces the forwarded clock frequency and minimizes the capacitive loading of the front-end analog equalizer. Also, an equalizer adaptation scheme applicable to duobinary signaling is proposed. The transceiver achieves a BER of 10$^{-11}$ at 21 Gb/s with 1.62-mW/Gb/s energy efficiency.
Sign-in/Register to access full text options 
Talk to us
Join us for a 30 min session where you can share your feedback and ask us any queries you have
Schedule a callDisclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.
