Abstract

A 1.2 kV rated 4H-SiC SenseFET structure with monolithically integrated sensing resistor is proposed and experimentally demonstrated. The SenseFET was fabricated on a 6-inch SiC wafer using the same fabrication process as the conventional MOSFET, where Tungsten-Silicided (WSi2) Poly-Si layer was patterned to form the Poly-Si gate and sensing resistor, ${R}_{S}$ , simultaneously. No impact of the integration of the Sense MOSFET and sense resistor on blocking characteristics was confirmed. Good linearity (within ±10%) of the sense voltage with main MOSFET drain current was observed, independent of drain current level, gate bias voltage, and temperature.

Full Text
Paper version not known

Talk to us

Join us for a 30 min session where you can share your feedback and ask us any queries you have

Schedule a call

Disclaimer: All third-party content on this website/platform is and will remain the property of their respective owners and is provided on "as is" basis without any warranties, express or implied. Use of third-party content does not indicate any affiliation, sponsorship with or endorsement by them. Any references to third-party content is to identify the corresponding services and shall be considered fair use under The CopyrightLaw.